UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/787,276	02/25/2004	Peter D. Brewer	B-4712 620052-7	5160
36716 LADAS & PAR	7590 10/17/200 RRY	EXAMINER		
	E BOULEVARD, SU	PHAM, THANHHA S		
LOS ANGELES	LOS ANGELES, CA 90036-5679		ART UNIT	PAPER NUMBER
			2894	
		MAIL DATE	DELIVERY MODE	
			10/17/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Application No.	Applicant(s)			
Office Action Summary		10/787,276	BREWER, PETER D.			
		Examiner	Art Unit			
		Thanhha Pham	2894			
Perio	The MAILING DATE of this communication app d for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Statu	s					
1	Responsive to communication(s) filed on 7/1/0	8				
		action is non-final.				
3	☐ Since this application is in condition for allowar	nce except for formal matters, pro	secution as to the merits is			
·	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Dispo	esition of Claims					
4	☑ Claim(s) <u>1-5,9-12,18-23 and 33</u> is/are pending	in the application.				
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5	5) Claim(s) is/are allowed.					
	6)⊠ Claim(s) <u>1-5, 9-12, 18-23, 33</u> is/are rejected.					
	Claim(s) is/are objected to.					
8	☐ Claim(s) are subject to restriction and/or	r election requirement.				
Appli	cation Papers					
	_	r				
	9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
10	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.05(a).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
	ty under 35 U.S.C. § 119		, tollow of 10 mm 10 mm			
	_	priority under 35 LLS C & 110(a)	(d) or (f)			
12	12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:					
	1. ☐ Certified copies of the priority documents have been received.					
	2. Certified copies of the priority documents have been received in Application No					
	3. Copies of the certified copies of the priority documents have been received in Application No					
	application from the International Bureau (PCT Rule 17.2(a)).					
* See the attached detailed Office action for a list of the certified copies not received.						
Attach	ment(s)					
_	Notice of References Cited (PTO-892)	4) Interview Summary	(PTO-413)			
2)	Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	ate			
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application Other:						

DETAILED ACTION

This Office Action is in response to Applicant's Amendment dated 7/1/2008.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -


- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 1. Claims 1-3, 18-20 and 33 are rejected under 35 U.S.C. 102(b) as being anticipated by Fujisada et al [JP 58-18928].
- With respect to claims 1-3 and 33, Fujisada et al (figs 1's-2's and text pages 119-120) discloses a method for removing defect (2, fig 1's-2's) from a semiconductor surface (1) comprising:

coating the semiconductor surface (surface of wafer 1, fig 2a) and the defects (2) with a protective layer (3), wherein the protective layer has a planar top surface (see figure below, top surface of layer 3 located between the two defects 2), wherein the semiconductor surface and the defects are composed of the same material, wherein the defects are growth defects, the protective layer uniformly covers the defects prior to a step of thinning, wherein the planar protective layer is a photoresist layer;

thinning the planar protective layer (3, fig 2b) to selectively reveal top portions of the defects (2);

Art Unit: 2894

removing the defects (figs 2b-2c) and removing the planar protective layer (3, fig 2d).



- ▶ With respect to claim 18, Fujisada et al discloses removing of the defects (2) is performed by etching.
- ▶ With respect to claim 19, a process of thinning the planar protective layer of Fujisada et al is identical to a process for removing the planar protective since both process removes the same material of planar protective layer from the surface of the semiconductor wafer.
- ▶ With respect to claim 20, Fujisada et al (text part 3 in page 119) discloses the semiconductor surface (surface of wafer 1) comprises a semiconductor selected from a group consisting of GaSb, InAs, Si, InP, GaAs, InAs and AlSb.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 10/787,276

Art Unit: 2894

2. Claims 4-5 and 9-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujisada et al [JP 58-18928] as applied to claim 3 above, in further view of Kudo et al [JP 63-216346] or Nagayama et al [JP 4070704147].

Page 4

- ▶ With respect to claims 9, 11 and 12, Fujisada et al substantially discloses the claimed method including thinning the planar protective layer of photoresist. Fujisada et al does not specifically mention how to thin the planar protective layer of the photoresist layer. More particularly, Fujisada et al does not expressly teach using ICP oxygen process, RIE or ERC for thinning the protective layer of photoresist. However, ICP oxygen process, RIE and ERC are known technique to etch/remove photoresist material. See Nagayama et al and Kudo et al as evidences that shows using ICP oxygen process, RIE or ERC for removing photoresist material. Therefore, at the time of invention, it would have been obvious for those skilled in the art, in view of Chiu et al or Kuo et al, to use the ICP oxygen process, RIE or ERC as known technique for removing photoresist material of the planar protective layer in the thinning step process of Fujisada et al to reveal portions of the defects for removing said defects to provide a better semiconductor device.
- With respect to claims 4-5 and 10, the claimed range thickness of the photoresist layer and the etch rate of the thinning process are considered to involve routine optimization while has been held to be within the level of ordinary skill in the art. As noted in In re Aller 105 USPQ233, 255 (CCPA 1955), the selection of reaction parameters such as temperature and concentration would have been obvious.

Application/Control Number: 10/787,276

Art Unit: 2894

"Normally, it is to be expected that a change in temperature, or in concentration, or in both, would be an unpatentable modification. Under some circumstances, however, changes such as these may be impart patentability to a process if the particular ranges claimed produce a new and unexpected result which is different in kind and not merely degree from the results of the prior art...such ranges are termed "critical ranges and the applicant has the burden of proving such criticality... More particularly, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation."

Page 5

See also In re Waite 77 USPQ 586 (CCPA 1948); In re Scherl 70 USPQ 204 (CCPA 1946); In re Irmscher 66 USPQ 314 (CCPA 1945); In re Norman 66 USPQ 308 (CCPA 1945); In re Swenson 56 USPQ 372 (CCPA 1942); In re Sola 25 USPQ 433 (CCPA 1935); In re Dreyfus 24 USPQ 52 (CCPA 1934).

Moreover, the claims are prima facie obvious without showing that the claimed ranges achieve unexpected results. See In re Woodruff, 16 USPQ2d 1935, 1937 (Fed. Cir. 1990; In re Huang, 40 USPQ2d 1685, 1688(Fed. Cir. 1996); In re Boesch, 205 USPQ 215 (CCPA 1980).

3. Claims 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujisada et al [JP 58-18928] as applied to claim 1 above, in further view of Takehiko et al [JP 06041770] or Skee et al [US 5,989,353]

Fujisada et al substantially discloses the claimed method including removing the defects from the semiconductor surface by etching. Fujisada et al does not expressly

Art Unit: 2894

teach using a wet chemical etchant *[claim 21]* to remove the defect wherein the defects are removed by a chemical etchant selected from the group consisting of citric acid, HCl and acetic acid *[claim 22]* or the group consisting of : i) a KOH (potassium hydroxide), water, isopropyl alcohol additive solution; ii) an ethylene diamine pyrocathecol, water, pyrazine additive solution; iii) a TMAH (tetramethyl ammonium hydroxide), water solution; and iv) a hydrazine (N_2H_4), water, isopropyl alcohol solution *[claim 23]*.

However, Takehiko et al and Skee et al teach using the wet chemical etchant to clean/remove defects to the semiconductor surface. Therefore, at the time of invention, it would have been obvious for those skilled in the art, in view Takehiko et al or Skee et al, to use the wet chemical etchant as being claimed as known etchants to clean the semiconductor surface in the process of Fujisada et al to remove the defect for providing a better semiconductor device. Selection of a known material based on its suitability for its intended use supported a prima facie obviousness determination in Sinclair & Carroll Co. v. Interchemical Corp., 325 U.S. 327, 65 USPQ 297 (1945) "Reading a list and selecting a known compound to meet known requirements is no more ingenious than selecting the last piece to put in the last opening in a jig-saw puzzle." 325 U.S. at 335, 65 USPQ at 301. See also In re Leshin, 227 F.2d 197, 125 USPQ 416 (CCPA 1960) (selection of a known plastic to make a container of a type made of plastics prior to the invention was held to be obvious).

Response to Arguments

Art Unit: 2894

4. Applicant's arguments filed 1/24/2008 have been fully considered but they

are not persuasive.

Contradict to Applicant's argument on pages 7-8, Fujisada discloses the protective layer having a planar surface (see figure above) based on a broad scope of claim since applicant does not recite characteristics of the protective layer having a completely planar top surface covering the semiconductor surface and the defects.

Allowable Subject Matter

5. The following claim 1 drafted by the examiner and considered to distinguish patentably over the art of record in this application, is presented to applicant for

consideration:

A method for removing defects from a semiconductor surface, comprising:

coating the semiconductor surface and the defects with a protective layer,

wherein the protective layer has a completely planar top surface covering top portions of

the defects, and wherein the semiconductor surface and the defects are composed of

the same material;

thinning the protective layer to selectively remove a portion of the protective layer

wherein remaining portions of the protective layer partially revealing top portions of the

defects;

removing the defects; and

after removing the defects, removing the remaining portions of the protective

layer.

Art Unit: 2894

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to whose telephone number is (571) 272-1696. The examiner can normally be reached on Monday and Thursday 9:00AM - 9:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kimberly Nguyen can be reached on (571) 272-2402. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for

Art Unit: 2894

published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Thanhha Pham/ Primary Examiner, Art Unit 2894